Abstract-Efficient fixed-point function implementation is critical in many FPGA application domains including convolutional neural networks, computer vision, and communication systems. In this work we focus on functions of the form x p , with p ∈ {−1, −1/2, 1/2} as part of a function generator targeting FPGAs. The generator implements architectures based on new but also existing algorithms. In this work we present three distinct methods implemented in this generator that outperform state-ofthe-art implementations for certain configurations. Traditionally, fixed-point function implementation requires a normalization stage, compute and denormalization (reconstruction) of the result. The first proposed method implements the function holistically, thus saving the logic and latency required during the normalize and reconstruct stages. The second proposed method is based on a novel second order Taylor implementation. The third method is based on the cubic convergence of Halley's method, which is novel in this context. The proposed methods are compared and contrasted against state-of-the art implementations in the context of FPGA targets.
I. INTRODUCTION
With increased capacities, compute-oriented embedded features such as DSP blocks and large on-chip memory blocks, FPGAs provide a great platform for accelerating applications. This family of devices are very efficient at implementing compute datapaths when using customized fixedpoint arithmetic. Efficient implementations of fixed-point functions are critical for many application domains including convolutional networks [1] , computer vision [2] , MIMO communication-systems with matrix-decomposition [3] , [4] , scientific-computing at CERN [5] , image-reconstruction in bioinformatics [6] and others. Since application requirements (data format, precision, target, frequency) are often very diverse, a high-level generator (Figure 1 ) is the best way of providing state-of-the art fixed-point function implementations.
In this paper we focus on the implementation of a family of fixed-point functions of the form x p with p ∈ {−1, −1/2, 1/2}. We present three distinct methods implemented in the function generator, that outperform state-of-the-art implementations for certain configurations.
The first proposed method improves the latency and logic resources. It works in general for functions of the form 2 p , p < 0; in this work the reciprocal and reciprocal square root fit this profile. The savings of this method are thanks to the holistic implementation of the function, given the user specification, as opposed to a classical range-reduction/compute/reconstruct implementation. An example of such a specification is: unsigned reciprocal on 16 bits, with 8 integer and 8 fractional bits. This method is described in Section IV. The second proposed method is an extension to second order of the tabulate-and-multiply method from [7] . The method outperforms state-of-the-art minimax-approximationbased techniques by having the lowest memory requirement and lowest logic requirements while using a similar numbers of multipliers. The resource savings are thanks to the particular Taylor coefficients that allow for computations using bitmanipulations. The method is described in Section V-B.
The third proposed method is based on a novel use of Halley's cubic convergence algorithm. The method uses a particular form of the recurrence that allows computing functions such as the reciprocal and reciprocal-square-root efficiently in a hardware context. For wider bitwidths Halley's method is used together with the bipartite-table method, which returns the initial approximation. In this configuration the novel implementation clearly outperforms state-of-the art implementations. This method is described in Section VI-B.
The presented three methods, alongside other numerous classical implementation algorithms, presented on the bottom of Figure 1 , are part of our fixed-point function generator. The generator is part of the DSP Builder Advanced (DSPBA) [8] backend, and allows for fully parametrized descriptions in terms of precision, FPGA target, and target frequency.
II. FPGA FEATURES
FPGA devices are composed of millions of small tables (4-6 inputs), which can be programmed to perform any logic function (of 4-6 inputs). These small tables are connected using a flexible, programmable interconnect network, which allows interconnecting any two nodes in the FPGA. In Intel FPGA devices, these table-based resources are encapsulated in Adaptive Logic Modules (ALMs). Each ALM can be configured as 2 independent 4-input lookup tables (LUT), one 6-input LUT, and many combinations of functions that share inputs. Logic resources are usually reported in terms of ALMs.
Contemporary FPGA devices also contain thousands of small flexible multipliers (packaged in DSP blocks) and memory blocks. In this paper we focus on the low-cost CycloneV [9] devices for which the DSP blocks can be configured in various modes: 2 18x19, 27x27 etc. Results either report multiplier usage in terms of 18x18 equivalents, or by stating the number of DSP blocks. Dedicated memory blocks in CycloneV devices have a capacity of 10Kb each (M10K). The relevant configurations for this works are: 2048x5bits, 1024x10bits, 512x20bits, 256x40bits.
III. BACKGROUND AND RELATED WORK
Methods initially designed for floating-point (FP) implementations require the input to the fixed-point kernel to be normalized to [1, 2) . The steps for implementing a fixed-point function using these methods include a pre-scaling stage (get to [1, 2)), followed by a computation on the restricted interval, and the reconstruction of the original function (post-scaling, function-specific). Arbitrary format fixed-point functions can be implemented in this way. Alternatively, if the function is in fixed-point we can use algorithms that would otherwise be insufficiently accurate for the fixed-point kernel of a floatingpoint core. The use of these algorithms depends on the function, the in/out data formats and the user's input ranges.
The classical range reduction for fixed-point kernels consists in performing the substitution x = 2 e x norm where x is the input, e may be considered its exponent and x norm ∈ [1, 2) its normalized mantissa. With a mantissa in [1, 2) classical algorithms can be employed. For the fixed-point functions targeted by this work, the reconstruction phase involves:
A number of strategies can be employed for implementing the fixed-point kernels with normalized inputs.
Table-based methods fit well contemporary FPGAs thanks to the various granularity look-up tables and block memories. Direct tabulation is straightforward and suitable for bitwidths up to 10-12 bits. Results can be stored correctly rounded and underflow/overflow logic is integrated. Above the 10-12-bit range, direct tabulation increases memory requirements exponentially. Therefore, several methods try to overcome this limitation: ATA method [10] , iATA [11] , the bipartite method [12] , SBTM [13] , STAM [14] and the generalized multipartite method [15] , [16] , [17] .
With the increase of precision, table-based methods become impractical. Polynomial approximation-based methods scale better. The polynomial itself can be obtained by either using truncated Taylor series which approximates the function, or by using a generic polynomial approximation -for example a minimax polynomial. Some works building on the first approach are [7] , [18] for smaller bitwidths (discussed in Section V-A) and [19] for larger bitwidths.
Iterative methods can also be used for higher precisions. The Newton-Raphson method (Section VI-A) doubles the accuracy of the initial approximation at each iteration. Halley's method triples the precision at each iteration. The generalized order n version (output precision after 1 iteration is n times higher than the input precision) is known as Householder method [20] . Iterative methods are covered in Section VI-B.
IV. HOLISTIC FULL-RANGE IMPLEMENTATION
One contribution of this article are architectures targeting bit-widths of up to 16-bits, that don't require range-reduction and reconstruction stages. The computational core of these architectures are based on 1st degree Taylor polynomials. The key observation is that the approximation polynomials are used on wider-than-typical input ranges. The input ranges where the approximation is insufficiently accurate are handled using tabulation-based techniques. Using a classical technique (range reduction and reconstruction), the computing kernel operates on a function with a normalized input x ∈ [1, 2). In case of the reciprocal the normalized function is depicted in green in Fig.2(a) . As previously stated, many families of techniques exist for computing the function in green. A piecewise-polynomial-based architecture divides the input interval into a number of subintervals (2 k ), and approximates the function on each subinterval using a polynomial (degree d). The parametrization (k,d) produces the required accuracy on the normalized input range, but can be sufficiently accurate on a wider range (example for the reciprocal is highlighted in yellow in Fig.2(a) ). There will be ranges where the piecewise polynomial approximation is not sufficiently accurate (where the first derivative is large for instance). These regions will be handled by tabulation (example highlighted in pink in Fig.2(a) ). Some functions will have regions where the output saturates to some value (example highlighted in red Fig.2(a) ), or are close to underflowing (example highlighted in orange in Fig.2(c) ).
The proposed architectures use 1st degree piecewisepolynomial approximations using the minimax algorithm. Additionally, during generation intervals which violate the accuracy requirement are identified and hardware is built for these to be handled separately, either by simple or by composed tabulation (base + offset), in a similar way to [17] . There are a high number of variables which influence these decisions and hence these are implemented inside a function generator.
Typically, hardware will be built for detecting the saturation range, and for handling the inaccurate region (by tabulation). Since FPGA memory blocks are monolithic, it can prove more efficiently to sometime tabulate the entire saturate and inaccurate range.
The [17] . Using a simple addition we exactly reconstruct the content of the initial table, and can decrease memory impact significantly. Determining if the base+offset architecture is more efficient than simple tabulation depends on the input/output format and target FPGA memory block architecture. For one such format a design-exploration stage assesses the memory impact of several decompositions: base+offset. The best architecture overall is selected by first selecting the best candidate among the base+offset architecture and the simple table-only architecture.
For functions such as the reciprocal, the output of the architecture may underflow for a large number of inputs, depending on the input/output format. One example is the input/output format with 16-bits of precision (unsigned) and 4 bits of fraction. This is a case where a separate underflow architecture is more efficient to be used.
The underflow architecture will use tabulation for values that do not overflow or underflow. It has two implementation
. Two architectures used for underflow handling options: 1/ tabulation is used for all values that do not underflow (return 0) and 2/ tabulation is used for values that are different to 0, or to 1 ulp (this can easily be extended). A design-space exploration phase determines the input indices for which values larger will return 1ulp (idx1ul p), and for which it would return 0 (idx0ul p). Based on these 2 values the possible architectures are explored and the one requiring the fewest memory blocks is selected. If the architectures return the same number of memory blocks, then 1/ is selected since the logic implementation is less expensive. Figure 3 depicts the two architectures used for underflow-heavy formats. The results section presents the results of all these optimizations across an important number of input/output formats.
V. TABULATE-AND-MULTIPLY

A. First Order
One of the shortcomings of the table-only methods is the exponential growth of the memory resources with the increase of the input precision. The method introduced in [7] is based on the Taylor series expansion; it reduces the memory requirements by using a linear polynomial approximation of
The input x is split into two parts, x = x 1 + x 2 , with 1 ≤ x 1 < 2 and 0 ≤ x 2 < 2 −m . The function x P is approximated around the point x = x 1 + 2 −m−1 , with the first two terms of the Taylor series. Factoring (x 1 + 2 −m−1 ) P−1 yields:
Keeping the notations of [7] , we denote C = ( (1) is re-written so that it requires one multiplication:
The error introduced by truncating the Taylor series is:
Which means that ε m ≈ 2 −2m−3+log |P(P−1)| . The method error ε m can be slightly improved by replacing C in Eq. (2) by
1 2 −2m−4 as shown in [7] . The architecture is depicted in Fig. 4(a) . For our functions, x consists mainly of inverting the bits of x 2 and concatenating them in a given order. The C table requires 2 m (w + 1) bits (w the input bitwidth and m ≈ w/2). The multiplication is of size (w + 1) × w, and a truncated multiplier can be used so that the final result is obtained on w + 1 bits. The x term requires ≈ w − m LUTs, and a w-bit addition for the final rounding.
B. Second Order
The use of only two terms of the Taylor series expansion in the first order tabulate-and-multiply method limits the accuracy which it can achieve. Take into consideration the bit-width range for which the first order tabulate-and-multiply method can be used, at the top of Figure 1 . At the top of the range, for the larger precisions, the size of the C table becomes a limiting factor. The second order tabulate-and-multiply method is an extension of the method in Section V-A, and tries to overcome this shortcoming.
The method makes use of the first three terms of the Taylor series. As in the case of the first order method, the input x is split into two parts x 1 (the top m MSBs) and x 2 (the remaining LSBs), with 1 ≤ x 1 < 2 and 0 ≤ x 2 < 2 −m . Therefore, an approximation around the point x = x 1 + 2 −m−1 results in:
If (x 1 + 2 −m−1 ) P−2 is factored out:
The terms of Equation 5 can be regrouped more conveniently:
We use the following notations:
Therefore, Equation 6 can be evaluated as:
In terms of the implementation, the terms D and G can be read simultaneously from a table, indexed by x 1 . The term F can be obtained through bit manipulations, by flipping the MSB of x 2 and storing the new sign of F, for later use. The term x can also be obtained through bit manipulations. The actual operations depend on the value of P, but mainly consist of concatenations or negations, and possibly additions. A rectangular multiplication is additionally required, between F and x . Both of the multiplications can be truncated to a smaller intermediary precision. An illustration of the architecture with data alignments for 1/x (P = −1) is presented in Fig.4(b) and Fig.4(c) respectively.
The method error ε method inherent to the second order tabulate and multiply method is of the order of magnitude of the terms that were left out of the Taylor series expansion, and can be expressed as:
Therefore, the method error can be bounded as ε method ≈ 2 −3m−5+log |P(P−1)(P−2)| (with P taking the values −1, 1 2 and − 1 2 for the recip., sqrt and recip. sqrt functions, respectively). Compared to the first order method, which produces a result that is correct within approximately 2m bits, the second order method has an accuracy of approximately 3m bits.
The multiplications Fx and the one between D and the term between square brackets can be truncated so as to save resources. A larger intermediary precision (g extra guard bits) is used in the datapath in order to absorb the rounding errors.
The error budget ε total < 2 −w (where w is the output precision) is classically divided as ε total = ε f inalRound + ε method + ε round . The final rounding incurs an error bounded by 2 −w−1 , which means that the method and the rounding errors must satisfy ε method + ε round < 2 −w−1 . Finding a bound on ε method determines the value of m, while finding a bound on ε round gives the number of guard bits g. Equation 8 can be rewritten so as to reflect the sources for the rounding errors:
, where the tilded operations are approximations of the true mathematical functions. The multiplication by the factor P does not introduce an error, as the constant is a power of two for the three functions considered. The term G is also without error, as the square can be stored in the table correctly rounded. Introducing notations for the error terms, the equation can be further expressed as
Expanding this expression and grouping the terms gives:
from which the rounding error can be identified as:
Taking into account the fact that the for the three functions studied the corresponding values of P are −1, 
Considering that the same internal precision is required for the tabulations and for the truncated multiplications (ε tab = ε mult = 2 −w−g ), then the number of extra guard bits must satisfy:
This remains, however, a pessimistic bound on g. The methods presented in this section are practical for precisions of up to about 24 bits.
VI. LARGE PRECISION METHODS
A. Newton-Raphson Method
Probably the best known iterative method is the NewtonRaphson scheme. This is a root-finding scheme with quadratic convergence. The recurrence relation is
with the error entailed by this iteration approximated to:
For the sake of brevity, the following discussions will be limited to the case of the reciprocal. In order to compute the reciprocal of a number a, a function f is needed so that f ( 
Given an initial approximation, the iteration given by Eq. (10) only requires additions and multiplications. The total error is again divided as ε total = ε f inalRnd + ε rnd + ε m , and ε total < 2 −w . Eq. (10) thus becomes:
This assumes that we have an initial approximation correctly rounded to m = w 2 bits (which implies an error less than 2 −m−1 ). Writing explicitly the errors in Eq. (11), it becomes:
which can be written as x n+1 = x n (2 − ax n ) + ε rnd where ε rnd represents the rounding errors:
The sum of the first two terms of Eq. (12) is suitable for use with the bipartite method. It is also possible to increase the number of iterations, therefore increasing the number of multiplications, but decreasing the resources needed to obtain the initial approximation.
B. Generalized Iterative Methods
There exist methods with faster than quadratic convergence. The second order Newton-Raphson method is also known as Halley's method. The recurrence equation is given by:
The error entailed by the method can be expressed by a recurrence that shows the cubic convergence of the method:
The Newton-Raphson and the Halley method are the first and the second in a class of iterative methods known as the Householder methods [20] . The n + 1-st term in the class has the form: (14) where the (n) denotes the n-th order derivative. One Householder iteration improves accuracy n + 1 times. The Halley method (or the Householder method, more generally) replaces the tangent to the function plot (in the case of Newton-Raphson) by a curve (or a higher order curve, in the case of Householder). This curve has a higher number of derivatives in common with the function plot at the point of the approximation. This should, in principle, fit the plot better, giving a better approximation. However, as remarked in [21] , in the case of the reciprocal this expansion is not particularly useful. Plugging-in the same function as in the case of the Newton-Raphson iteration in the Halley iteration requires the computation of the inverse that we are trying to approximate in the first place.
On the other hand, as remarked in [22] and even further back presented in [23] taking a different approach to obtaining the iteration in the first place seems to be more effective.
The starting point for the alternative approach is again the Taylor series around the point x n . A root of f (x) satisfies f (x) = 0; the value x − x n is expressed as a power series of f (x n ):
By replacing eq. (15) in the Taylor series expansion around x n and using f (x) = 0 results in:
If eq. (16) is seen as an equation with f (x n ) as a variable, the coefficients of the same powers of f (x n ) on the two sides of the equation can be identified. Thus, the a, b, c, . . . coefficients can be found:
Replacing the values of Eq. (17) in Eq. (15) results in (showing only the first three terms):
Eq. (18) can be used as an alternative to Halley's method.
In order to obtain the cubic iteration for the reciprocal function, f (x) in eq. (18) is chosen as
In order to obtain the iteration for the reciprocal sqrt, f (x) in eq. (18) is chosen as f (x) = 1 x 2 − a. This results in:
Both the iteration for the reciprocal and the one for reciprocal sqrt have cubic convergence. We show next the error analysis for the datapath implementing Eq. (19) . The evaluation, on the other hand, is done as in Eq. (21) (where h n keeps the meaning of eq. (19) ):
This form of the iteration takes advantage of the fact that h n < 2 −m (the proof and reasoning are similar to the range reduction of [19] ). This means that fewer bits are needed for the squaring of h n and for the multiplication x n (h n + h 2 n ), due to the terms being shifted to the right by 2m and m bits respectively.
The total error is divided in three parts, ε total = ε f inalRnd + ε rnd + ε m < 2 −w . The final result is rounded, so ε f inalRnd < 2 −w−1 . The rounding errors, ε rnd are due to the initial approximation and to truncating the multiplications in Eq. (21) . Making these errors explicit, Eq. (21) becomes (where m is the precision of the x n approximation):
which can be re-written as: where ε mul denotes the rounding error due to a multiplication or of a squaring. The terms of Equation (22) that do not contain ε mul will result in a term that is of the order of 2 −3m−3 . Thus, if ε mul is of the form 2 −w−g , where g is the number of guard bits, we should ensure that g > 3 for a faithfully rounded result.
VII. RESULTS Table I shows the performance of the holistic implementation method introduced in Section IV for the reciprocal and reciprocal square root functions. We used various fixed-point formats to highlight the implementation results.
There are several architectural variations of this solution. A specialized underflow architecture will trigger when a significant output range underflows with respect to the output format. There are 2 variants of this architecture: for instance (16, 4) triggers Fig. 3(a) , while (16, 5) triggers Fig. 3(b) . Format (16, 15) triggers the architecture with approximation sufficiently accurate on the compute range (except overflow). One architecture uses extra tables for inputs where the approximation is not sufficiently accurate. The architecture of the extra table is selected in order to minimize memory block utilization. This table may also capture the inputs that cause the output to overflow, if doing so does not increase the memory block requirements. For the table itself there are two sub-architectures possible: regular or base+offset. For instance, format (16, 12) will save 1 memory block by using the base+offset architecture, and will have the table indexed by x. Format (16, 14) will also save 1 memory block but the table will be indexed by an offset x; the range close to 0 will be handled separately as handling it in the table would increase the memory requirements.
The final row for each function (marked Generic Range Reduction) shows results for the bipartite method with the normalization, compute and reconstruct stages. This implementation is agnostic to the input/output format. Comparing the proposed holistic implementation to this generic one we observe that in general we always improve latency. Our implementations use one multiplier (half DSP) but generally consume fewer ALM resources. For the function 1/ √ x our implementation shows the best ALM savings compared to the generic implementation. This is due to the complexity of the reconstruction stage, that in addition to the classical barrel shifter, also requires a constant multiplier by √ 2 (see Section III). In terms of memory blocks, the architecture performs significantly better for inputs ranging from (16, 10) to (16, 14) but is on par, or consumes more memories otherwise. Table II shows the performance for our proposed methods for kernels with x ∈ [1, 2). For 1/x, our proposed 2 nd order Tabulate and Multiply method is compared against a state-of-the art FloPoCo minimax-based piecewise-polynomial approximation core [24] . For 24-bit precision, our method saves one memory block, consumes fewer ALMs and has a shorter latency while consuming one 18x18-bit multiplier more (there are two such multipliers per DSP block). We have also compared against [25] by extrapolating the minimaxbased VLSI implementation to the FPGA target. Our proposed savings and tradeoffs are very similar to the first comparison. The results are very similar for the two other functions: 1/ √ x and √ x. Here our proposed implementation offers a tradeoff by consuming fewer memory blocks, at the expense of 1 half-DSP multiplier. We have also compared resources against a 1 st order implementation, and have shown that our proposed 2 nd order implementation scales better for precisions larger than 20 bits in terms of memory requirements. We have compared architectures based on the newly introduced Halley's method against FloPoCo's fixed-point implementation [24] . We have used an improved implementation that bootstraps the Halley iteration using a Bipartite approximation, as opposed to a table. This change has allowed saving 2 memory blocks at the expense of 17 ALMs. For 1/x our proposed implementation outperforms the FloPoCo core in all metrics. The savings are more than 40% ALMs, 3 memory blocks (75%) and a reduction of latency from 13 to 11. For the 1/ √ x the slightly more complicated recurrence (Eq. 20) makes the implementation a tradeoff, offering a saving in memory blocks at the expense of multipliers.
VIII. CONCLUSION
In this work we have proposed three methods for implementing fixed-point functions from the family x p with p ∈ {−1, −1/2, 1/2}. We have shown with our holistic implementation methodology that both logic resources and latency can be saved when accounting for the user-specific input/output formats when generating the implementation. We have extended to second order a method by Takagi [7] that makes 
